# **Refine Search**

## Search Results -

| Term   | Documents |
|--|-----------|
| DIGITAL  | 241205    |
| DIGITALS   | 66        |
| EVEN   | 602076    |
| EVENS  | 420       |
| ODD  | 24506     |
| ODDS   | 3766      |
| FUNCTION\$3  | 0         |
| FUNCTION   | 525271    |
| FUNCTIONA  | 85        |
| FUNCTIONAES  | 1         |
| FUNCTIONAEY  | 1         |
| ((DIGITAL AND FUNCTION\$3 AND (SELECT\$6 OR<br>SWITCH\$6) NEAR6 REGISTER\$1 NEAR4 (FILE\$1 OR<br>GROUP\$4 OR BLOCK\$1 OR EVEN OR ODD OR BANK\$1 OR<br>SUBGROUP\$4) AND WRIT\$5 NEAR6 RESULT\$3 AND<br>(ADDRESS\$5 OR LOCAT\$3 OR POINT\$3) NEAR5<br>REGISTER\$1).CLM.).PGPB. | 1         |

There are more results than shown above. Click here to view the entire set.

# US Pre-Grant Publication Full-Text Database US OCR Full-Text Database US OCR Full-Text Database US OCR Full-Text Database EPO Abstracts Database JPO Abstracts Database Derwent World Patents Index IBM Technical Disclosure Bulletins L34 Refine Search Recall Text Clear Interrupt

Search History

DATE: Thursday, November 03, 2005 Printable Copy Create Case

| Set<br>Name<br>side by<br>side | Query   | Hit<br>Count | Set<br>Name<br>result<br>set |
|--------------------------------|---|--------------|------------------------------|
| DB=                            | PGPB; PLUR=YES; OP=OR   |              |                              |
| <u>L34</u>                     | (digital and function\$3 and (select\$6 or switch\$6) near6 register\$1 near4 (file\$1 or group\$4 or block\$1 or even or odd or bank\$1 or subgroup\$4) and writ\$5 near6 result\$3 and (address\$5 or locat\$3 or point\$3) near5 register\$1).clm. | 1            | <u>L34</u>                   |
| <u>L33</u>                     | result\$3 and (address\$5 or locat\$3 or point\$3) near5 register\$1).clm.  | 6            | <u>L33</u>                   |
|                                | PGPB, USPT, USOC, EPAB, JPAB, DWPI, TDBD; PLUR=YES; OP=OR   |              |                              |
|                                | L27 and 110   |              | <u>L32</u>                   |
|                                | L27 and 19  | 0            | <u>L31</u>                   |
| <u>L30</u>                     | L27 and 18  | 6            | <u>L30</u>                   |
| <u>L29</u>                     | L27 and 17  | 24           | <u>L29</u>                   |
| <u>L28</u>                     | L27 and 16  | 203          | <u>L28</u>                   |
| <u>L27</u>                     | L26 and (writ\$6) near6 result\$3 near15 (address\$5 or locat\$4 or point\$3) near12 (instruction\$1 or operand\$1 or opcod\$3 or cod\$3 or command\$3 or field\$1 or microinstruction\$1)  | 346          | <u>L27</u>                   |
| <u>L26</u>                     | (very near1 (long or large) near\$1 instruction\$1 or vliw\$1) and 11   | 6784         | <u>L26</u>                   |
| DB=                            | PGPB,USPT; PLUR=YES; OP=OR  |              |                              |
| <u>L25</u>                     | 12 and 110  | 1            | <u>L25</u>                   |
| <u>L24</u>                     | 12 and 19   | 0            | <u>L24</u>                   |
| <u>L23</u>                     | 12 and 18   | 0            | <u>L23</u>                   |
| <u>L22</u>                     | 12 and 17   | 10           | <u>L22</u>                   |
| <u>L21</u>                     | 12 and 16   | 64           | <u>L21</u>                   |
| <u>L20</u>                     | 15 and 110  | 6            | <u>L20</u>                   |
| <u>L19</u>                     | 15 and 19   | 0            | <u>L19</u>                   |
| <u>L18</u>                     | 15 and 18   | 6            | <u>L18</u>                   |
| <u>L17</u>                     | 15 and 17   | 24           | <u>L17</u>                   |
| <u>L16</u>                     | 15 and 16   | 203          | <u>L16</u>                   |
| <u>L15</u>                     | 14 and 110  | 13           | <u>L15</u>                   |
| <u>L14</u>                     | 14 and 19   | 0            | <u>L14</u>                   |
| <u>L13</u>                     | 14 and 18   | 10           | <u>L13</u>                   |
| <u>L12</u>                     | 14 and 17   | 41           | <u>L12</u>                   |
| <u>L11</u>                     | 14 and 16   | 333          | <u>L11</u>                   |
| <u>L10</u>                     | (711/211-215)![CCLS]  | 1008         | <u>L10</u>                   |
| <u>L9</u>                      | (718/104)![CCLS]  | 968          | <u>L9</u>                    |
| <u>L8</u>                      | (711/142-143)![CCLS]  | 512          | <u>L8</u>                    |
| <u>L7</u>                      | (712/24,225,229)[CCLS]  | 1060         | <u>L7</u>                    |
| <u>L6</u>                      | (712/2-300)[CCLS]   | 11521        | <u>L6</u>                    |

| DB=       | =PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR  |       |           |
|-----------|---|-------|-----------|
| <u>L5</u> | L1 and (writ\$6) near6 result\$3 near15 (address\$5 or locat\$4 or point\$3) near12 (instruction\$1 or operand\$1 or opcod\$3 or cod\$3 or command\$3 or field\$1 or microinstruction\$1) | 356   | <u>L5</u> |
| <u>L4</u> | L1 and (writ\$6) near6 result\$3 near15 (address\$5 or locat\$4 or point\$3)  | 731   | <u>L4</u> |
| <u>L3</u> | L1 near55 (writ\$6) near6 result\$3 near15 (address\$5 or locat\$4 or point\$3)   | 33    | <u>L3</u> |
| <u>L2</u> | L1 near35 (writ\$6) near6 result\$3   | 109   | <u>L2</u> |
| <u>L1</u> | (select\$6 or switch\$6) near6 register\$1 near4 (file\$1 or group\$4 or block\$1 or even or odd or bank\$1 or subgroup\$4)   | 12234 | <u>L1</u> |

# END OF SEARCH HISTORY



Rome | Login | Logour | Access information | Alc

Welcome United States Patent and Tradensork Office

| Search Resu | uits   |  |        | er  | owse                                   | SEARCH  | IEEE XPLORE GUIDE  |         |  |
|-------------|--|--|--------|---|--|---|--|---------|--|
| Your search | ((((register* <near 7=""> (file*, group<br/>matched 23 of 93 documents.<br/>of 100 results are displayed, 25 to</near> |  |        | •   |  |   |  | ⊠e-mail |  |
| » Search Op | tions  | Modifi                                       | / Sea  | srch  |  |   |  |         |  |
| View Sessio | n History  | ((((reg                                      | ister* | <near 7=""> (file</near>                        | *, group*, block*) <                   | and> (select*, switch*)) <i< td=""><td>n&gt;metadata))</td><td></td></i<> | n>metadata))   |         |  |
| New Search  |  | Check to search only within this results set |        |   |  |   |  |         |  |
| » Key       |  | Displa                                       | y Fo   | rmet:   | Citation                               | Citation & Abstra   | ct   |         |  |
| EEEE JNI.   | IEEE Journal or Magazine   | Select                                       | A      | sticle informa                                  | tion                                   |   |  |         |  |
| iee Jnl     | IEE Journal or Magazine  |  |        |   |  |   |  |         |  |
| ieee Cnf    | IEEE Conference Proceeding   |  | 1.     |   | =                                      | esis of Large-Scale D   | omino CMOS Circuits  |         |  |
| BEE ONF     | IEE Conference Proceeding  |  |        | De Micheli, G<br>Computer-Aid                   |  | grated Circuits and Sys   | stems, IEEE Transactions on                                |         |  |
| CTS BBBI    | IEEE Standard  |  |        | Volume 6, Is                                    | sue 5, September                       | 1987 Page(s):751 - 7  | 65   |         |  |
|             |  |  |        | AbstractPlus                                    | Full Text: <u>PDF(</u> 2               | 688 KB) IEEE JNL  |  |         |  |
|             |  | C  | 2.     | Hafner, E.; No<br>Communicati                   |  |   | 1988]  |         |  |
|             |  |  |        | AbstractPlus                                    | Full Text: <u>PDF</u> (6               | 24 KB) IEEE JNL   |  |         |  |
|             |  | m  | 3.     | Tammaru, E.<br>Solid-State C                    | Circuits, IEEE Journ                   |   |  |         |  |
|             |  |  |        | AbstractPlus                                    | Full Text: <u>PDF</u> (1               | 504 KB) IEEE JNL  |  |         |  |
|             |  |  | 4.     | Dey, S.; Potk<br>Computer-Aid<br>Volume 16, I   | onjak, M.;<br>ded Design of Inte       | grated Circuits and Sy<br>97 Page(s):1488 - 150                           | RT-level design information<br>stems, IEEE Transactions on |         |  |
|             |  |  |        | AbstractPlus                                    | References   Ful                       | l Text: <u>PDF(</u> 340 KB)   | ieee Jnl   |         |  |
|             |  |  | 5.     | Suzuki, S.; Si<br>Selected Area<br>Volume 15, I | hibata, T.; Yoshim<br>as in Communicat | i, M.;<br>ions, IEEE Journal on<br>' Page(s):1597 - 1607                  | rd global mobility network                                 |         |  |
|             |  |  |        | AbstractPlus                                    | References   Ful                       | l Text: <u>PDF(</u> 380 KB)   | ieee unl   |         |  |

networks Il Han; Dong-Ho Cho; Vehicular Technology, IEEE Transactions on

Volume 53, Issue 1, Jan. 2004 Page(s):181 - 191

Group location management for mobile subscribers on transportation systems in mobile co

Digital Object Identifier 10.1109/TVT.2003.822003 AbstractPlus | References | Full Text: PDE(440 KB) | IEEE JNL 7. BugNet: continuously recording program execution for deterministic replay debugging Narayanasamy, S.; Pokam, G.; Calder, B.; Computer Architecture, 2005. ISCA '05. Proceedings. 32nd International Symposium on 4-8 June 2005 Page(s):284 - 295 Digital Object Identifier 10.1109/ISCA.2005.16 AbstractPlus | Full Text: PDE(208 KB) ISEE CRE 8. Use-based register caching with decoupled indexing Butts, J.A.; Sohi, G.S.; Computer Architecture, 2004. Proceedings. 31st Annual International Symposium on 19-23 June 2004 Page(s):302 - 313 Digital Object Identifier 10.1109/ISCA.2004.1310783 AbstractPlus | Full Text: PDF(327 KB) (SIBIE CNF 9. Modeling and designing energy-delay optimized wide domino circuits Christine Kwong; Chatterjee, B.; Sachdev, M.; Circuits and Systems, 2004. ISCAS '04. Proceedings of the 2004 International Symposium on Volume 2, 23-26 May 2004 Page(s):II - 921-4 Vol.2 AbstractPlus | Full Text: PDF(267 KB) III EE CNF 10. Performance analysis of inter cluster communication methods in VLIW architecture Saluja, S.; Kumar, A.; VLSI Design, 2004. Proceedings. 17th International Conference on 2004 Page(s):761 - 764 Digital Object Identifier 10.1109/ICVD.2004.1261021 AbstractPlus | Full Text: PDF(254 KB) | III EIE CNF 11. Register write specialization register read specialization: a path to complexity-effective wide processors Seznec, A.; Toullec, E.; Rochecouste, O.; Microarchitecture, 2002. (MICRO-35). Proceedings. 35th Annual IEEE/ACM International Symposiu 18-22 Nov. 2002 Page(s):383 - 394 Digital Object Identifier 10.1109/MICRO.2002.1176265 AbstractPlus | Full Text: PDE(294 KB) KEELE CNF 12. Energy analysis of bipartition architecture for pipelined circuits  $\Gamma$ Shanq-Jang Ruan; Naroska, E.; Yen-Ren Chang; Chia-Lin Ho; Feipei Lai; Circuits and Systems, 2002. APCCAS '02. 2002 Asia-Pacific Conference on Volume 2, 28-31 Oct. 2002 Page(s):7 - 11 vol.2 Digital Object Identifier 10.1109/APCCAS.2002.1115096 AbstractPlus | Full Text: PDF(409 KB) ISSE CNF 13. Power analysis of bipartition and dual-encoding architecture for pipelined circuits Shanq-Jang Ruan; Chia-Lin Ho; Naroska, E.; Feipei Lai; Computer Design: VLSI in Computers and Processors, 2002. Proceedings. 2002 IEEE International 16-18 Sept. 2002 Page(s):327 - 332 Digital Object Identifier 10.1109/ICCD.2002.1106790 AbstractPlus | Full Text: PDF(377 KB) IEEE CNF 14. Distributed group location tracking based on several RIDs and virtual VLRs for transportatic Il Han; Sung-Kwan Jung; Dong-Ho Cho; Vehicular Technology Conference, 2002. VTC Spring 2002. IEEE 55th Volume 1, 6-9 May 2002 Page(s):298 - 302 vol.1 Digital Object Identifier 10.1109/VTC.2002.1002714

AbstractPlus | Full Text: PDE(518 KB) ISSE CNF

|   | 15. | Memory design and exploration for low power, embedded systems Wen-Tsong Shiue; Chakrabarti, C.; Signal Processing Systems, 1999. SiPS 99, 1999 IEEE Workshop on 20-22 Oct. 1999 Page(s):281 - 290 Digital Object Identifier 10.1109/SIPS.1999.822333 AbstractPlus   Full Text: PDE(508 KB)                                    |
|---|-----|---|
|   | 16. | Instruction selection, resource allocation, and scheduling in the AVIV retargetable code generation, S.; Devadas, S.; Design Automation Conference, 1998. Proceedings 15-19 Jun 1998 Page(s):510 - 515  |
|   | 4-  | AbstractPlus   Full Text: PDF(720 KB) ISSE CRF  |
|   | 17. | Micro-preemption synthesis: an enabling mechanism for multi-task VL\$I systems  Kim, K.; Karri, R.; Potkonjak, M.;  Computer-Aided Design, 1997. Digest of Technical Papers., 1997 IEEE/ACM International Confere 9-13 Nov. 1997 Page(s):33 - 38  Digital Object Identifier 10.1109/ICCAD.1997.643272                         |
|   |     | AbstractPlus   Full Text: PDF(568 KB) 설본은 CNF   |
|   | 18. | Formal verification of memory arrays using symbolic trajectory evaluation Pandey, M.; Bryant, R.E.; Memory Technology, Design and Testing, 1997. Proceedings., International Workshop on 11-12 Aug. 1997 Page(s):42 - 49 Digital Object Identifier 10.1109/MTDT.1997.619393   |
|   |     | AbstractPlus   Full Text: PDF (708 KB) #EEE CNF   |
|   | 19. | Formal verification of PowerPC arrays using symbolic trajectory evaluation Pandey, M.; Raimi, R.; Beatty, D.L.; Bryant, R.E.; Design Automation Conference Proceedings 1996, 33rd 3-7 June 1996 Page(s):649 - 654   |
|   |     | AbstractPlus   Full Text: PDF(592 KB) INNEC CNF   |
|   | 20. | Synthesis of Signal Processing Structured Datapaths for FPGAs Supporting RAMs and Bus Haroun, B.; Sajjadi, B.; Field-Programmable Gate Arrays, 1995. FPGA '95. Proceedings of the Third International ACM Sy  |
|   |     | 1995 Page(s):75 - 81 <u>AbstractPlus</u>   Full Text: <u>PDF(160 KB)</u>  |
|   | 21. | Illustration of the SFG-tracing multi-level behavioral verification methodology, by the correct to low level synthesis application in Cathedral-II  Genoe, M.; Claesen, L.; Verlind, E.; Proesmans, F.; De Man, H.;  Computer Design: VLSI in Computers and Processors, 1991. ICCD '91. Proceedings., 1991 IEEE Conference on |
|   |     | 14-16 Oct. 1991 Page(s):338 - 341 Digital Object Identifier 10.1109/ICCD.1991.139913  |
|   |     | AbstractPlus   Full Text: PDF(412 KB)    ≪ SSE CNF  |
| : | 22. | An environment for evaluating architectures for spatially mapped computation: System architectures for spatially mapped computation: System architectures for Machine Perception, 1993. Proceedings 15-17 Dec. 1993 Page(s):191 - 201 Digital Object Identifier 10.1109/CAMP.1993.622473                                      |
|   |     | AbstractPlus   Full Text: PDF(760 KB) IMEE CNF  |

### 23. Micro-Preemption Synthesis: An Enabling Mechanism for Multi-Task VLSI Systems

AbstractPlus | Full Text: PDF(512 KB) | IEEE JNL

Kim Kyosun ; Karri Ramesh ; Potkonjak Moidrag ; IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems : Accepted for fu Volume PP, Issue 99, 2005 Page(s):1 - 1 Digital Object Identifier 10.1109/TCAD.2005.852668



Help Contact Us Privac

Copyright 2005 i.E

Indexed by #Inspec\*